Jun 08 2013

Print this Post

CPLDs – Complexity Reduced to One Single Chip

CPLDs are the most basic chips (right now) in programmable logic.  You can make an AND, OR; make combinational gates, state machines and any combination of circuitry hardware that you want.

Its well suited to glue logic to get the cost of hardware production lower.  I will explain a very basic introduction of CPLD and design flow to follow.

Finally i will leave you the JTAG interface schematic and some VHDL files for you to test.  To view this entry go here.

About the author

Rangel Alvarado

I am an Electromechanical Engineer in Panama and my area of development is in automation, control and embedded systems.

Permanent link to this article: http://cerescontrols.com/cplds-complexity-reduced-to-one-single-chip/

Leave a Reply

Your email address will not be published. Required fields are marked *